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Abstract 
Nowadays, multithreaded architectures are becoming 
more and more populal: In order to evaluate their behav- 
ior, several methodologies and metrics have been proposed. 
A methodology defines when the measurements of a given 
workload execution are taken. A metric combines those mea- 
surements to obtain a final evaluation result. However, since 
current evaluation methodologies do not provide representa- 
tive measurements for these metrics, the analysis and eval- 
uation of novel ideas could be either unfair or misleading. 
Given the potential impact of multithreaded architectures on 
current andfuture processor designs, it is crucial to develop 
an accurate evaluation methodology for them. 
This paperpresents FAME, a new evaluation methodology 
aimed to fairly measure the perj-ormance of rnultithreaded 
processors. FAME reexecutes all traces in a rnultithreaded 
workload until all of them are fairly represented in the final 
measurements taken from the workload. We compare FAME 
with previously used methodologies for both architectural 
research simulators and real processors. Our results show 
that FAMEprovides more accurate measurements than other 
methodologies, becoming an ideal evaluation methodology 
to analyze proposals for multithreaded architectures. 
1 Introduction 
Thread-level parallelism is a common strategy for improv- 
ing processor performance. Since it is difficult to extract 
more instruction-level parallelism from a single program, 
multithreaded processors rely on using the additional transis- 
tors to obtain more parallelism by simultaneously executing 
several tasks. This strategy has led to a wide range of mul- 
tithreaded processor architectures, including simultaneous- 
multithreaded processors (SMT) [14][15] [21], chip multi- 
processors (CMP) and also CMPISMT processors, i.e., chip 
multiprocessors in which every core is a SMT [ l a ] .  
To design these processors, the first steps commonly in- 
volve using simulation tools [7][21] to model their expected 
behavior. These simulators allow researchers to propose 
and test novel techniques that could be included in the fi- 
nal processor design. In order to evaluate these new tech- 
niques, computer architecture researchers use benchmark 
suites [1] [2] ,  since they are representative of current and fu- 
ture applications that will be executed by the designed pro- 
cessor. In spite of the increasing trend to use truly parallel ap- 
plications, they are currently less common in real machines 
than non-cooperative single-threaded applications. There- 
fore, computer architecture researchers frequently evaluate 
multithreaded processors using workloads composed by non- 
cooperative single-threaded applications, picked up from a 
benchmark suite, which perform non-related work and do not 
communicate each other. 
However, as the complexity of the simulated processor 
grows, the simulator also becomes more complex, increas- 
ing the time required for completing benchmark simulations. 
As a consequence, the amount of time required to simu- 
late a whole benchmark becomes unaffordable. The most 
common approach to reduce simulation time is to select a 
smaller segment of every benchmark that is representative of 
the whole execution [9][11][17][25]. This representative seg- 
ment (from now onwards we will call it trace) will be used 
to feed the simulator with the data required to evaluate the 
processor model. 
The generation of representative traces allows to re- 
duce simulation time in traditional single-threaded proces- 
sors. Nevertheless, using those single-thread traces in mul- 
tithreaded processors is not straightforward. Working with 
several traces at a time involves an important decision, that is. 
to determine when a simulation finish. In a single-threaded 
processor, the simulator runs the full trace until completion. 
However, it is not so easy in a multithreaded processor simu- 
lator running a workload composed by several traces. Traces 
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in a workload can execute at different speeds due to the dif- 
ferent features of each program, as well as the availability 
of the shared resources. Therefore, they do not have to nec- 
essarily complete execution at the same time. We will ex- 
plain this fact with an example. Let us assume a M-context 
multithreaded processor executing a 2-thread workload (be- 
ing M greater than or equal to 2). The execution of this 
workload occurs as depicted in Figure 1. Both threads ex- 
ecute at different speeds and thus they do not have to finish 
at the same time. Therefore, we can divide the execution of 
the workload into two phases. Firstly, a multithreaded pe- 
riod in which both threads are being executed. Secondly, 
after the first thread finishes (Thread 0 in Figure I), there is 
a single-threaded period in which the remaining thread ex- 
ecutes alone until completion. If the multithreaded period 
is too short, then the potential of the multithreaded proces- 
sor is only exploited during a small interval of time. As a 
consequence, the total execution time becomes an inaccurate 
metric for multithreaded processors. We found that, when 
executing 2-thread workloads composed by SPEC bench- 
marks in our simulated processor, a 2-context SMT simulator 
spends almost one third of the time executing a single thread. 
% 
Thread 0 I,-+ -TO end sit* 
I execution 
Thread 1 e w-. T I  ends its 
.+-+--/ execution 
Mumthreaded Smnglelhreaded 
m o d  (MTP) period (STP) 
Figure 1. Execution of a 2-thread workload in a M-context 
multithreaded processor (M 2 2). 
Generally, the execution of an N-thread workload in- 
volves N periods of N, N- 1 ,. . . and 1 thread respectively. A 
common characteristic of all methodologies we have ana- 
lyzed is that, only measures obtained from the period with 
N running threads are representative. Periods with less run- 
ning threads should not be taken into account since the results 
could be inaccurate. 
In this paper, we analyze several simulation methodolo- 
gies that have been used to face this problem. These method- 
ologies suggest how simulation should be performed and, in 
particular, they determine when workload simulations have 
to finish. However, we show that these methodologies cannot 
ensure that the trace of every benchmark is fully executed, 
and thus it is not possible to assure that the measurements 
obtained are representative of the whole program behavior. 
To face this problem, we present FAME, a new simula- 
tion methodology for the evaluation of multithreaded pro- 
cessors. FAME can be used with any of the state-of-the- 
art tools for obtaining a representative trace of a given pro- 
gram [9][11][161[171[25] and can be applied to any mul- 
'We assume that the number of threads in a workload is smaller than 
or equal to the number of available hardware contexts in a multithreaded 
processor. 
tithreaded architecture like SMT, CMP or SMTICMP. We 
present results for both a well-known SMT simulation tool 
(SMTsim) and a real SMT processor (Intel Pentium 4). Nev- 
ertheless, there is no loss of generality. FAME is applicable 
to any multithreaded design, since all them present identical 
evaluation problems. Overall, our results show that FAME 
provides more accurate measurements than previously used 
methodologies. 
2 Experimental Environment 
This section describes the research scenario we use to 
compare existing evaluation methodologies and FAME. As 
mentioned above, FAME can be applied to both simulation 
environments and real processors. We use a different experi- 
mental methodology in each environment. 
2.1 Simulation Environment 
To evaluate FAME in a state-of-the-art experimental envi- 
ronment, we use an SMT simulator derived from smtsim [21] 
(see configuration parameters in Table 1). As an illustration 
of applicability of the FAME methodology we have selected 
two well-known fetch policies: icount [21] and stall [20]. 
The icount fetch policy prioritizes those threads with fewer 
instructions in the processor pipeline. The stall fetch policy 
uses the same heuristic, but it also detects whenever a thread 
has a pending long-latency memory access. When this situa- 
tion is detected, stall prevents the thread from fetching more 
instructions until the memory access is resolved, avoiding 
unnecessary over-pressure over the shared resources: 
Table 1. Baseline configuration. 
Parameter Value 
Pipelme depth 12 stages 
Number of contex* 2 and 4 
Default fetch policy icount 
Fetch/lssue/Commit Width 
Queue Entries 80 int, 80 fp, 80 ldlst 
Execution Units  6 int. 3 fo. 4 IdIst 
We feed our simulator with traces collected from the 
whole SPEC2000 benchmark suite [2] (excluding facerec, 
fma3d and sixtrack, from which we were unable to collect 
traces) using the reference input set. Benchmarks were com- 
piled with the CompaqIAlpha C V5.8-015 compiler on Com- 
paq UNIX V4.0 with all the optimizations enabled. Each 
trace contains 300 million instructions, which were selected 
using SimPoint [16] to analyze the distribution of basic 
blocks. Using these benchmarks, we generated workloads 
Physical Registers 
(shmd)ROB size 
- 
Branch Predictor 
Branch Target Buffer 
Return Address Stack 
Icache, Dcache 
L2 cache 
Main memory latency 
TLB miss oenaltv 
320 inteiir, 320 fp 
512 entries 
16K enmes gshm 
256-entry, 4-way assoc. 
256 entries 
64 Kbytes, 2-way, &bank, 
&byte lines, 1 cycle access 
2048 Kbytes, 8-way, 8-bank, 
64-byte lines, 20 cycle access 
300 cycles 
160 cvcles 
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with all possible 2-thread combinations, leading to a total 
number of 276 workloads 2. 
2.2 Real Processor Environment 
To evaluate FAME in a real processor we use an Intel Pen- 
tium 4 3Ghz processor with Hyperthreading Technology and 
512 MBytes of DDRAM at 400 Mhz. The operating sys- 
tem is a Fedora Core 3 with gnu linux kernel 2.6.11 patched 
with perfctr-2.6.18 to allow the access to the performance 
monitoring counters from any privilege level of execution. 
The operating system is booted at runlevel 1 to reduce as 
much as possible the interferences generated by multiuser- 
multitasking processing. Video, audio and communication 
hardware capabilities are disabled. Gcc 3.4.2 and the In- 
tel Fortran Compiler 9.0 were used to compile the whole 
SPEC2000 benchmark suite with all optimizations enabled. 
Benchmarks are executed until completion with the reference 
input set. As in the simulation environment, the SMT work- 
loads were generated with all combinations of 2 applications 
from. SPEC2K. In this case we use the whole benchmark 
suite, leading to 351 2-thread combinations. 
3 Evaluating Multithreaded Processors 
Measuring the performance of multithreaded processors 
is a complex task. Several methodologies and metrics have 
been proposed in the literature. A methodology defines 
how simulation is performed and when the measurements 
are taken. Later, a metric combines those measurements 
to obtain a final result of the performance of the evaluated 
processor. Current metrics to measure the performancc of 
multithreaded processor include the IPC Throughput, the 
Weighted Speedup [19] and the Harmonic Mean [13]. The 
final result for a given workload is based on both the IPC 
achieved by each thread in a workload and the IPC of each 
thread when it is run in isolation. All of these metrics are 
based on per-thread IPC and it can be proven mathemati- 
cally that the maximal error we obtain with either Weighted 
Speedup, throughput or harmonic mean for a given workload 
is lower than or equal to the maximal error incurred in mea- 
suring the workload per-thread P C .  Therefore, in this paper 
we will show all our results in terms of per-thread IPC, since 
all other metrics we could obtain will have a lower error than 
the error of per-thread IPC. 
Two main parameters define the behavior of a simulation 
methodology, the trace duration and theJinalization moment. 
Trace duration: Researchers frequently use the SirnPoint 
tool [16] to select a representative trace of S instructions 
from the whole program. We differentiate two kinds of 
traces, fixed length traces and variable length traces. If we 
use a fixed length trace and, when running a multithreaded 
simulation, it is required to execute more than S instructions, 
'Note that, if a workload is composed by benchmarks A and B, the work- 
load with benchmarks B and A is not generated. 
Table 2. A possible classification of current methodologies. 
the trace is re-executed from the beginning. If we use a vari- 
able length trace schema, instructions beyond the trace of S 
instructions are executed as needed until the workload sim- 
ulation ends. The first drawback of the latter strategy is that 
it is not possible to know beforehand the total number of in- 
structions to execute beyond S, since it depends on the pro- 
cessor setup and the other threads in the workload. There- 
fore, an accurate upper bound of the number of required in- 
structions cannot be obtained. A second drawback is that 
there is no guarantee that the instructions after the interval 
provided by SimPoint are representative of the program. Due 
to these two drawbacks, we use fixed length traces in our 
study, which is according to the SimPoint philosophy. 
Finalization moment: In order to fairly evaluate the per- 
formance of an SMT processor, measurements should be ob- 
tained while all threads in a given workload are running. 
However, the threads in a workload can be executed at dif- 
ferent speeds, and thus they do not have to finish at the same 
time. Consequently, the evaluation methodology should d e  
termine what to do whenever any thread finalizes its execu- 
tion. All current simulation methodologies can be classified 
based on the finalization moment. This classification, shown 
in Table 2, includes the First, Last, and Fixed Insrrucrions 
methodologies. 
3.1 Current Evaluation Methodologies 
Finaliz. Moment -+ 
Trace duration J 
Fixed Length 
Variable Length 
The First methodology finalizes the simulation of a work- 
load when any thread of the workload ends its execution [8]. 
The main drawback of this methodology is that only one 
trace in the workload is executed until completion, and thus 
it cannot be ensured that the remaining traces execute com- 
pletely, losing representativity in the final result. 
The Last methodology finalizes workload simulation 
when all the traces have been run until completion. When 
any trace ends, excluding the last one, it can either reexe- 
cute (fixed length traces) or continue execution beyond that 
point (variable length traces) 1261 while the other traces are 
still executing. The main drawback of this methodology is 
that the total number of evaluated instructions can vary from 
an evaluation to another one. Since the execution speed of 
the different threads depends on the processor parameters, 
any variation can cause all threads to be executed at differ- 
ent speeds. As a consequence, it cannot be ensured that the 
amount of executed instructions is the same for different sim- 
ulations with different parameter values, and thus compar- 
isons between them may be inaccurate. 
The Fixed Instructions methodology is based on the idea 
of executing the same amount of instructions in every sim- 
Fixed lnsuuctions First 
[81 
X 
Last 
[26] 
1 bill 
1101 
100 mill 
1231 
200 mill 
[12] 
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ulation. The simulation finalizes whenever the total num- 
ber of executed instructions reaches a fixed threshold. This 
threshold is usually determined per thread, that is, the simu- 
lation of a workload with N threads will finalize when the to- 
tal number of executed instructions is N times the threshold. 
Typical values for this threshold range from 100-million in- 
structions [23] and 200-million instructions [I21 to 1-billion 
instructions [lo]. However, the Fixed Instructions methodol- 
ogy is also unable to ensure that a representative part of ev- 
ery benchmark is being executed, since workload simulation 
ends in an arbitrary point (whenever the total number of ex- 
ecuted instructions is reached). Even worse, despite the total 
number of instructions is the same, the mix of executed in- 
structions may change. As an example, imagine that two dif- 
ferent instruction fetch policies must be compared, IF1 and 
IF2 in a 2-context SMT processor. IF1 always prioritizes 
instructions belonging to the first context and IF2 always pri- 
oritizes instructions belonging to the second one. The simu- 
lation finishes when N instructions from both threads are ex- 
ecuted. When both simulations end, they have executed the 
same number of instructions but the instruction mix is not 
the same: most instructions belong to the first thread for IF1 
and most instructions belong to the second thread for IF2. 
Therefore, since the executed instructions are not the same, 
the comparison between IF1 and IF2 is not fair regardless of 
the metric used. 
3.2 Analysis of Current Methodologies 
To show the behavior of current methodologies, we ana- 
lyze three of the most currently used methodologies for eval- 
uating the performance of muitithreaded processors: First 
(F), Last (L), and Fixed Instructions (I). We analyze three 
versions of the latter: 200-million fixed instructions (I2), 
400-million fixed instructions (I4), and 800-million fixed in- 
structions (IS). As an example, Figure 2 shows the ob- 
tained results for these methodologies using our SMT sim- 
ulator configuration and a 2-thread workload composed by 
the benchmarksperlbmk and gap. The simulation ends when 
both traces have executed at least twice. 
We provide data for two different fetch policies: the 
icount policy [21] in Figure 2(a) and the stall policy [20] in 
Figure 2(b). In Figure 2, the y-axis shows processor perfor- 
mance (IPC) and the x-axis represents execution time. The 
light-gray bars show the instant IPC of gap. Likewise, the 
dark-gray bars show the instant IPC of perlbmk 3 .  In every 
cycle, the sum of both bars represents the instant throughput, 
i.e, the sum of the instant IPC of both threads. The black hor- 
izontal line represents the average instant throughput until a 
time instant, that is, the average value of the instant through- 
put for every cycle from the beginning of the workload exe- 
cution until the current time instant. The white circles over 
the black line show the final throughput reported by every 
3 ~ o  obtain the instant IPC of benchs we sample periods of 15K cycles 
Table 3. Behavior of current methodologies. 
. , .. . 
(a) Improvement of stall over icount with the different 
methodologies. 
~ -. .~-. -. 0, . .- 
3.2 
3.7 
IPC Throughput 
IPCgap+IPCp,,l  
icount 
stall 
I 
I t (b) # of full executions and percentage of instructions executed of 
. .
3.5 
4.0 
1 3 1 1 . 1  stall ~mwovernent(b)-+ 
Th. 
Number of full 
executions 
%of instructions 
(current execution) 
the current execution 
Methodology 
1 2 1 1 4 1  F I L I 1 8  
methodology and the vertical solid lines show the cycle in 
which the workload simulation ends according to each ex- 
perimental methodology. Finally, the vertical dashed lines 
show the time instant at which every instance of a trace fin- 
ishes. Above each line we add a legend in the form Tx - y, 
in which x indicates the trace and y indicates the number 
of times trace x has been executed. The main observation 
that can be drawn from Figure 2 is that every methodology 
provides different throughput values. It is summarized in 
the second (icount) and third (stall) rows of Table 3(a). It 
should be taken into account that researchers use simulation 
to evaluate the performance of a design enhancement rela- 
tive to a baseline design. In the experiment of Figure 2, we 
can measure the improvement of stall with icount as base- 
line (shown in the last row of Table 3(a)). Although stall 
improves the performance of icount for all methodologies, 
the speedup varies depending on the methodology used. If 
the I 2  methodology is used, stall only achieves 13% perfor- 
mance improvement. But if measurements are taken using 
the I8 methodology, stall improvement arises to 53%. That 
is, depending on the evaluation methodology the stall im- 
provement over icount varies up to 40%. Such a wide range 
of variation makes difficult to estimate the impact of any pro- 
posal and may cause misleading conclusions when a multi- 
threaded processor enhancement is evaluated. 
As discussed in previous sections, this problem is due to 
the fact that current methodologies cannot ensure fully repre- 
sentativity of every trace of the workload, which can lead to 
unfair comparisons between different simulator setups. Ta- 
ble 3(b) summarizes these drawbacks by showing the num- 
ber of times every trace has been completely executed and 
the percentage of instructions executed in the last repetition 
for each methodology when using the stall fetch policy (re- 
sults for icount are similar). The total amount of executed 
instructions varies from one evaluation methodology to an- 
other one. For example, in the case of the I8 methodology, 
TO executes once completely and then executes 60% instruc- 
tions from a second repetition. The same happens with TI, 
but in this case the percentage of instructions executed in the 
- 
3.5 1 2.4 
4.1 1 3 . 4  
18.2 1 4  
TO 
T1 
-- 
2.6 
3.9' 
57.0 
26 
36 
T O O 0 0 1 1  
T l O O 1 1 1  
61 
75 
82 
0  
0  
63 
60 
77 
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TI-1 TC-1 TI-2 TO-2 
. -. . .. . - ...-. . . .-- . .-.* . ... - . ..-.- . .- -. . - 
I I =gap lperlbrnk -AvgThroughput(x) li 
11-1 TI-2 TO-I 11-3 T I 4  T M  8 -- . .. .- - .- . . . -. . , . . . . . I '1 
I 7 1  pqb i t I  
Time (cycles) 
(a) Results with icount 
Figure 2. IPC of gap andperlbmk when 
second repetition is 77%. Another example is the L method- 
ology: TO executes once and T1 execute once and 63% of 
the second repetition. This data clearly shows that the mix 
of instructions is different in every case what could make the 
comparison of results misleading. 
These representativity and fairness issues are also present 
in real multithreaded processors [3] [14] [I 81. We made a sim- 
ilar experiment on our real processor environment. We mea- 
sure the performance throughput of the gcc and gap bench- 
marks when they are executed together on a Pentium 4 pro- 
cessor. The conclusions were the same: the real throughput 
value varies depending on the used methodology. These re- 
sults are not shown due to space constraints. 
4 The FAME Methodology 
Current simulation methodologies do not ensure that all 
traces in a workload are faithfully represented in the simu- 
lation results. To alleviate this problem, we propose a new 
methodology called FAME. The main objective of FAME is 
to obtain representative measurements of the actual proces- 
sor behavior. 
4.1 Trace Reexecution 
In doing so FAME determines how many times a trace 
in a workload should be reexecuted for being faithfully rep- 
resented. In order to determine it, FAME analyzes the be- 
havior of every trace in isolation. In this paper we assume 
that the behavior of each thread in a workload executed in 
multi-thread mode remains similar to the behavior in single- 
thread mode since the code signatures do not change. We 
check this assumption in a aggressive configuration: an out- 
of-order SMT processor with many shared resources where 
the interaction between threads in very high. Thus, this con- 
figuration represents an unfavorable scenario where we eval- 
uate our assumption. It is clear that, if those proposals work 
in this hard configuration, they will work better in narrower 
processors with fewer shared resources. 
Depending on the particular methodology features, the ex- 
ecution of each thread in a workload may be stopped at any 
point, and the IPC value provided by the methodology will 
lime (cycler) 
(b) Results with stall 
executed together on the SMT simulator. 
be the average P C  value until that point. This average IPC 
would be fully representative of the thread execution if it is 
similar to the final IPC value, that is, the average IPC value at 
the end of the whole thread execution. Therefore, the FAME 
methodology forces each trace to be executed enough times 
so that the difference between the obtained average IPC and 
the final IPC is below a particular threshold.We have tested 
in our simulator that flushing the TLB and cache entries, be- 
fore a program re-execution, has an effect near negligible in 
our experiment compared to not flushing. 
The basis of FAME can be better explained using a syn- 
thetic example. Light-grey bars in Figure 3(a) show the in- 
stant P C  of our synthetic application, that is, the IPC on each 
particular cycle of its entire execution when run in isolation. 
The black line shows the evolution of the average IPC of the 
application along its execution. The average IPC value for 
a given execution cycle is calculated as the average value of 
the instant IPC from the beginning of the trace execution un- 
til that particular cycle. Thus, the final IPC would be equal to 
the average IPC value at the end of trace execution. It is clear 
that the average IPC converges towards the final IPC value. 
Figure 3(b) shows the instant and the average IPC during 
three reexecutions of the program. In addition, Figure 3(c) 
shows the difference between the average and the final P C  
during the three reexecutions. It is clear that the average IPC 
converges towards the final IPC value. Even if that differ- 
ence is a decreasing function, it is important to note that it is 
not monotone. This means that the difference would be very 
small in a given cycle, but it may increase again in the subse- 
quent cycles. Therefore, if the goal is to obtain representative 
measurements, program execution cannot be stopped at any 
point. 
One could think that the solution is to finalize trace exe- 
cution when a full application repetition has been executed, 
since the average IPC is always equal to the final IPC at the 
end of any repetition. However, a multithreaded processor 
is able to execute more than one program at once. Although 
simulation can be stopped at the end of a repetition for one 
of the programs, it is likely that this point is not the end of a 
repetition for the other programs, and thus the other could be 
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1 2 3 4 5 6 7 8 9 1 0  
cycles (in billions) 
(a) IpC (XI 
1 1 1 2 l 3 l  
Cycles (in billions) in each repetition 
(b) IPC during repetitions 
Cycles (in bllions) in each repetition 
(c) Diff (%) during repetitions 
Figure 3. Instant IPC, average IPC, and difference bemeen both of a synthetic program during 3 repetitions. 
not accurately represented. The actual solution comes from 
the observation that, although the difference between the av- 
erage and the final IPC does not decrease monotonically, the 
maximum difference in a reexecution is lower for each new 
repetition. That is, it is a decreasing monotone function. 
Thus, if we execute enough repetitions of a trace, the maxi- 
mum difference will reach a value small enough to consider 
that the average per-thread IPC is representative of the full 
benchmark. For this reason, our methodology reexecutes all 
traces several times, until the difference is upper-bounded by 
a given threshold. 
Figure 3(c) shows the difference between the average and 
These equations make possible to compute the maximum 
difference value for any trace repetition beyond the second 
one without needing to actually execute it. In other words, 
executing two repetitions is enough to calculate the maxi- 
mum difference value for any number of additional repeti- 
tions, greatly reducing the simulation time required to ob- 
tain these values. Thus, the maximum difference value from 
the beginning of the first repetition, can be calculated using 
equation 3. 
the final IPC as our synthetic trace is reexecuted. The high- 
est difference values are obtained in the first repetition due From equation 3 we can deduce a formula to calculate the 
to the cold-start IPC calculation of the trace. The difference minimal number of repetitions required to ensure represen- 
tativity of a trace. Since it is not possible to achieve perfect decreases along with the trace execution, reaching zero when 
the first repetition finishes. The difference is always zero at representativity, we define a threshold value that indicates 
the end of every program repetition, since the average IPC the maximum difference between the average IPC and the fi- 
is always equal to the final IPC at those points. It can be nal IPC that is acceptable to consider that the average IPC 
observed in Figure 3(c) that the IPC behavior of the first rep- value obtained is representative of the full trace execution. 
etition is not representative of the IPC behavior in following We call this threshold the Maximum Allowable ZPC Vari- 
repetitions due to the cold-start effect. For this reason, we ance (MAIV). 
discard the first repetition. It can also be observed that the In order to obtain representative results, simulations will 
difference between the average and the final IPC presents not finalize until all threads have reached the point where the 
similar behavior for all repetitions excluding the first one. maximum difference between the average IPC and the final 
Indeed, the cycle in which the difference achieves its higher IPC is smaller than a chosen MAIV. From this point onwards, 
value is always the same for all repetitions. simulation can be stopped at any time. The result shown 
in Equation 4, states how to calculate the minimal number 
InstMaxi = (TotalInst * (i - 2)) + InstMaxz (1) of repetitions required to fulfill a given MAIV requirement. 
This result is obtained working out the value of i from equa- 
CycleMasi = (TotalCycle * (i - 2)) + CycleMaz2 (2) tions 1 , 2  and 3. 
Let InstMaxz be the instruction in the second repetition 
that reaches the maximum difference between the average 
IPC and the final IPC value within that repetition. Let also 
CycleMaxz be the cycle in which that instruction is exe- 
cuted. Since the instruction and cycle in which the applica- 
tion reaches the maximum difference is always the same for 
all repetitions from the second one onwards, we can compute 
the number of instructions and cycles that should be executed 
to reach InstMaxi and CycleMaxi for every repetition i. 
This calculation is performed with formulas 1 and 2, in which 
TotalInst and TotalCycle are the total number of instruc- 
tions and cycles of the trace on each repetition. 
4.2 FAME in simulation scenarios 
As with previous methodologies, the first step to apply 
the FAME methodology is obtaining a representative trace of 
every benchmark. We have selected the SirnPoint tool [I61 
to generate them. Once traces are obtained, we simulate two 
repetitions of every trace in isolation. We sample the IPC of 
the application in order to get the IPC during execution. 
Figure 4 shows the instant P C  of apsi (a) and eon (b). For 
this experiment we sample the IPC of each benchmark every 
41t is not expected the reviewer to work out i by hand, instead a mathe- 
matical tool can be used for this purpose. 
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(CycleMax2 - 2 * TotalCycles) * (FinalIPC * ( 1  + M A I V ) )  - InstrMaxz + 2 * TotalInst 
TotalCycles * (FinalIPC * ( 1  + M A I V ) )  - TotalInst 1 
Table 4. Repetitions required for every SPEC2K bench 8 , .. - ---. - -- -- --. - -. -- .- . -. -- -- - -. -. -. . --- -. -- 
20 10 5 
bzip2 1 1  1  
crafty 1  1  1 
e o n -  l l  I 1  l l  
parser 
Swc CPU INT 
Bench. 1 MAN(%) 
Name 1 20 1 1 0  1 5 1 2 1 1 
equake 
Snec CPU FP 
(a) in the simulation environkent 
time (cycles) 
(a) apsi 
Bench. I MAIV(%) I 
Name I 2 0  1 10 1 5 1 2 1 1  I 
gap 1 5 
g c ~  1  1  2 7 
gzlp 1 1  1  I  
mcf 1  1 2 
parser 1 1  1  1  1  
perl. I 1 3 4 8 
twolf 1  1  1  1 1  
vortex I 1  1  1  1 
vpr 1  1  2 5 1 0  
spec CPU INT Spec CPU FP ber of repetitions required for accurate representativity. If (b)in the lntel Pentium 4. any trace reaches this minimal number of repetitions before 
15,000 cycles. As before, the light-gray bars and the black the rest of the traces* it will reexecute once and again un- 
line represents the instant IpC and the average IPC of the til all traces fulfill their requirements. This is not a problem 
given benchmark respectively. The final IPC is the average for representativity, since the maximum difference between 
IPC at the end of the simulation. Figure 4(a) shows an sce- the average and the final P C  can only decrease. When all 
nario in which the instant IPC of the application (apsi) varies traces have been reexecuted at least the corresponding mini- 
noticeably. On the other hand, Figure 4(b) shows a scenario mal ~ ~ m b e r  of times, workload execution can be stopped at 
in which the instant IPC of the application does not vary sig- point, Since we can ensure that the results are represen- 
nificantly (eon). Intuitively, in order to fulfill a given MAW, tative. For example, if the workload composed by gee and 
it would be necessary to reexecute more times apsi than eon, aPsi and a M A N  of 1% is required* gee and aPsi must be 
since its average IPC presents more variability. From this in- reexecuted at least 32 and 35 times respectively. If apsi fin- 
formation we obtaii, CycleMaxz and InstMaxz, and corn- ishes first, the simulator must reexecute it Once and again to 
pute the number of re-executions, i, required to satisfy a keep the complete workload executing, that is, to maintain 
given MAIV. a fair scenario for the execution of the other thread. Once 
Table 4(a) shows the minimal reexecutions required for both benchmarks reach the minimal number of repetitions, 
both SpecInt and SpecFP with MAIV values ranging from 
20% to 1%. The lower the MAIV value is, the higher ac- It is interesting to note that, when a trace is reexecuted, 
curacy required, and thus, usually, the more repetitions are we flush the data of this thread from the memory hierarchy. 
needed. For example, if a MAIV value of less than 1% is This flush procedure is done to prevent the processor from 
required, some benchs (gap, gcc, apsi and galgel) have to be unfairly taking advantage of the warming-up of structures. 
reexecuted more than 30 times to be accurately represented Indeed, real operating systems do so. In every context switch 
in the workload. It is also noticeable that when the MAIV the TLB is invalidated and thus, the memory hierarchy is 
requirements are relaxed (20%) only 1 repetition is needed flushed. Nevertheless, we found that, for our experimental 
in most of the SPECS. setup, the initialization part (what could correspond to the 
Once the traces and the minimal number of repetitions are first execution instructions after a context switch) is a negli- 
obtained, workload simulations can begin. Workload simu- gible percentage of the total execution time and it does not 
lation will not finalize until every trace in the workload has vary the results. The difference between flushing and not 
Bench. 
Name 
- ammp 
applu 
a p s ~  
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equake 
facerec 
fma3d 
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Figure 4. Instant and average IPC of two simulated bench- 
marks with different behavior. 
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variation of performance is negligible. In our real proces- 
sor environment, workloads are composed by full programs. 
In this scenario, we have measured that the steady state is 
reached when every program is reexecuted, at least, 20 times 
in a workload. Following reexecutions do not affect the re- 
sults. On the other side, in the simulation environment it is 
not feasible to run full programs on the simulator due to long 
simulation times. This is the main reason to use representa- 
tive traces of programs. In this case, given a set of traces, we 
measured how many times we have to re-execute these traces 
in a workload to reach an steady state. For the traces used in 
this paper we measured that the steady state is reached after 
executing 50 times each trace in a workload. In [24] we show 
that re-executing single-point traces we obtain similar results 
(error lower than 4%) than when we re-execute full programs 
in our simulator. 
5.1 Simulation Environment 
Tlme(%rconds) 
(b) crafty 
Figure 5. Instant and avg IPC of two bench in a Pentium 4. 
flushing is less than 0.01% for all cases. 
4.3 FAME in Real Processors 
Our FAME methodology can also be applied to real pro- 
cessor environments, just requiring few changes. The main 
difference is that benchmarks are executed until completion 
instead of selecting representative traces, since a real pro- 
cessor executes benchmarks faster speed than a simulator. 
Besides, benchmark reexecution is done using the operat- 
ing system support. The memory hierarchy is flushed before 
each program re-execution because the OS allocates a new 
process address to execute another instance of the same ap- 
plication. Thus, the thread memory footprint corresponding 
to the program re-executed is erased by the OS. 
As an example, Figure 5(a) shows the instant and average 
IPC of the benchmark vpr, which presents a variable behav- 
ior, while Figure 5(b) shows the IPC of the benchmark crafty, 
which presents a nearly constant average IPC (measured ev- 
ery 100 milliseconds). In general, applications executed in 
a real processor have lower P C  variance, and thus the num- 
ber of times an application has to be reexecuted in the real 
processor scenario is usually less than the number of reex- 
ecutions needed in the simulation environment. Table 4(b) 
shows the minimal number of repetitions required per bench- 
mark with MAIV values ranging from 20% to 1% in the real 
processor environment. 
5 Analysis of Evaluation Methodologies 
In order to correctly measure the performance of a multi- 
threaded processor it would be desirable that the baseline per- 
formance was obtained with the measurements taken when 
the processor reaches a steady state since, in this state, the 
In a first experiment, we measure per-thread P C .  If per- 
thread IPC is accurate, our FAME methodology can be 
used to study any metric, like throughput, weighted speedup 
or harmonic mean, since per-thread IPC is the only vari- 
able parameter used to compute these metrics. In this pa- 
per we provide results for the throughput and weighted 
speedup metrics.We calculate the error of every thread in a 
workload for every methodology using formula 5, in which 
TiIPC,teady-,tate is the IPC of thread i for the baseline, and 
TiIPCmethOd. is the IPC of thread i reported by the method- 
ology under study. 
Figure 6 shows the average error of every methodology 
respect to the baseline. Data is presented for thread 0, Fig- 
ure 6(a), and thread 1, Figure 6(b), of every workload. For 
example, thread 0 in the workload composed by gap and 
perlbmk is gap, and thread 1 isperlbmk. For every methodol- 
ogy, we show the average error (gray bars) and the maximum 
positive and negative errors. Both figures present different 
results because we do not simulate any particular workload 
combination more than once (e.g. if we simulate gap+gcc, 
then we do not simulate gcc+gap). 
In Figures 6(a) and (b) show that the First and Last 
methodologies present a significant error. This is due to the 
fact that when these methodologies finalize the execution of 
a workload it cannot be ensured that all traces are fairly rep- 
resented in the final result. For the I, and FAME methodolo- 
gies we observe that the more simulated instructions the less 
the error is. This shows that there is a clear tradeoff between 
the number of instructions a methodology executes and the 
error it obtains. 
Figure 6(c) shows a detailed analysis of this tradeoff. The 
x-axis shows, for every methodology, the maximum error 
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observed for both threads in any of the 276 2-thread work- 
loads of our setup. That is, the maximum error shown in 
Figures 6(a) and 6(b). 
If a methodology leads to the point ( X I ,  yl)  this means 
that, on average, xl instructions are executed for a maximum 
error of yl. Given that the target of any methodology is to 
achieve the lowest error executing as few instructions as pos- 
sible, any other methodology leading to a point (x2, y ~ )  be-
ing 2 2  > xl and yz > y~ is worse, since more instructions 
are executed to obtain a higher error. 
We draw two conclusions from Figure 6(c). First, 11200 
obtains a higher error than IlOoo and Isoo, what seems 
counter intuitive as it executes more instructions than both 
IlOo0 and ISoo. However, this is due to the fact that in 
the Iz methodologies there is no control of the goodness of 
the finalization point, what can lead to a high maximum er- 
rors. Second, we observe that FAME behaves better than I, 
methodologies since its executes less instructions to obtain 
lower error values. For example, FAME with MAW 20% re- 
quires executing 848 millions of instructions on average for 
an error of 10%. On the other hand, the 11000 methodology 
executes 1 billion of instructions and obtains an error of 19%. 
Analogousyly, FAME with MAIV 5% executes 1.95 billion 
instructions on average leading to an error of 5.8%, while the 
I2000 methodology executes 2 billion instructions obtaining 
an error of 12%. 
The key point here is that FAME adapts the finalization 
moment of a workload depending on the behavior of the 
traces that compose that workload. Hence, if a trace presents 
an invariant PC FAME executes few instructions for a lower 
error. For example, when executing the workload eon + eon, 
in which both threads have a plain IPC (see Figure 4(b)), 
FAME with a MAIV 5% executes only 570 million of in- 
structions and leads to an error of 0.15%. The Izooo method- 
ology obtains the same error but executing 4x more instruc- 
tions. On the other hand, traces with higher IPC variance 
need to be re-executed several times in order to ensure a fair 
measurement. For example, in the workload gap + apsi, 
apsi has a high IPC variance (see Figure 4(a)) what makes 
FAME (MAIV 5%) execute 4.8 billion instructions to obtain 
an error of 0.6%. The IzOo0 methodology executes 2 billion 
instructions but leads to an error of 12%. 
Hence, FAME provides accurate results per thread while 
executing fewer instructions than the other methodologies. 
Moreover, since per-thread performance is the only variable 
parameter used by most multithreaded performance metrics, 
FAME is also able to provide accurate results for any of 
them. For instance, Figure 7(a) shows the global errors of 
the methodologies taking into account the throughput rnet- 
ric. Again, FAME is the methodology that obtains the lowest 
errors, ranging from -2% to 2% and from -6% to 7% when 
the MAIV constrain is relaxed (20%). Note that the error 
of a methodology is independent of the metric used. Even 
if some metrics, like weighted speedup, have been proposed 
to provide fairness, the results of these metrics depend on 
the accuracy of measurements. If those measurements are 
wrong the results obtained by a metric may be also wrong. 
As an example, we have measured the error when using the 
weighted speedup as metric for the 2-thread SMT. The trends 
are similar to thouse using throughput, Figure 7(a). Mea- 
sured errors for each methodology are [-21,531 for First, 
[- 14,181 for Last, [- 19,791 for 1400, [- 14,191 for 1800, 
[-7,191 for 11000, [-8,201 for 11200, [-6,121 for 12000, 
[-7,8] for MAIV 20%, [-5,7] for MAIV lo%, [-3,6] for 
MAIV 5%, [-3,4] for MAN 2% and [-2,2] for MAW 1%. 
To show that FAME also alleviates the representativity 
problems in other scenarios, we test all the methodologies 
using 4-thread workloads (Figure 7(b)). In this case, only the 
6 benchmarks with the highest IPC variability (gcc, parser, 
perlbmk, gap, galgel and apsi) are used to compose work- 
loads, leading to a total of 126 4-thread workloads5. Again, 
FAME is the methodology that presents the lowest errors, 
ranging from -14% to 12% when the MAIV constrain is re- 
laxed (20%) and from 1 % to -2% when the more accurate I % 
MAIV is required. The best results from current methodolo- 
gies are obtained by Last, which has maximum errors rang- 
ing from +12% to -20%. 
Figures 7(a) and 7(b) also show that, as the number 
of simulated instructions increases, the accuracy error de- 
creases. For example, in the 2-thread configuration (Fig- 
ure 7(a)) the 800-million Fixed Instructions methodology 
presents an error interval from -13% to -16%, whereas the 
2-billion Fixed Instructions methodology leads to an error 
interval ranging from -8% to 6%. It can be observed that, in 
the Cthread configuration (Figure 7(b)), the interval of error 
has increased to -3 1%, 70% for the 800-million methodology 
and to -18%, 17% for the 2-billion methodology. The prob- 
lem with these methodologies is that we cannot fix a priori 
the number of instructions to simulate in order to obtain a 
low error, since this number depends on both the simulator 
setup and the number and mix of threads in every workload. 
In contrast, our FAME methodology presents a much more 
stable behavior regardless of the configuration, which is a 
desirable characteristic for any methodology. 
5.2 Real Processor Environment 
FAME keeps on being the methodology with the lowest 
error in the real scenario, as shown in Figure 7(c). In this 
scenario, given that benchmarks are executed until comple- 
tion, the difference of executed instructions per benchmark 
is larger than in the simulation scenario, which makes max- 
imum errors become higher. On the other hand, since the 
time to execute the same number of instructions in the real 
processor environment is shorter than in the simulation en- 
%ere are 14950 possible Cthread workload combinations from 
SPEC2000, making simulation time unaffordable. 
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(a) Thread 0 (b) Thread 1 
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Figure 6. Error of the different methodologies for the 2-thread workloads using icount as fetch policy 
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vironment, more restrictive MANS can be allowed. The er- 
rors incurred by FAME are clearly the lowest ones, being 
the 200-billion instruction methodology the one that presents 
the worst results (errors range from 95% to -39%). In addi- 
tion, MAIV 20% executes nearly the same number of instruc- 
tions that the Last methodology to obtain lower maximun and 
minimun errors as shown in Figure 7(c). In MAIV 1%, the 
methodology that obtains the lowest errors (4%, -5%), only 
val is not accurate enough for multithreaded simulation, we 
consider it would be not necessarily true. The poor accuracy 
obtained using a single interval in [5] could be due to lack 
of representativity of the selected interval, but it could also 
be due to the fact that this interval is not reexecuted enough 
times. FAME determines how many times an interval should 
be reexecuted to provide accurate results and thus it would 
solve the latter problem. 
10% more instructions need to be executed compared to the The co-phase matrix [5] is an evaluation methodology that Last methodology. 
comprises 3 steps. First, co-phase uses SimPoint to iden- 
. A 
6 Related Work tify program phases and to select a representative intewal 
Several methodologies and metrics have been proposed 
for measuring the performance of multithreaded processors 
executing non-cooperative workloads. On the one hand, 
evaluation methodologies determine how to take measure- 
ments from a workload. In this paper we have evaluated the 
First, Last and Fixed Instruction methodologies, which have 
been already explained in previous sections. On the other 
hand, metrics compute a representative value from the mea- 
surements obtained using an evaluation methodology. The 
most commonly used metrics are throughput [21], harmonic 
mean [13], and weighted speedup [19]. 
FAME is an evaluation methodology that provides more 
accurate measurements than any of the aforementioned 
methodologies. Like previous evaluation methodologies, 
FAME is absolutely independent on the technique used to 
select representative parts of program execution. In partic- 
. -  - 
per phase. once phases are identified, in a second step a ma- 
trix is populated with information for all possible combina- 
tions of phases, one cell per each phase combination of traces 
in the workload, which could be run together during multi- 
threaded execution. Data for each combination of phases is 
gathered using a few million instructions of detailed simu- 
lation. Finally, thud step, the multithreaded simulation is 
done analytically using the contents of the co-phase matrix. 
The co-phase matrix approach relies on the Fixed Instruc- 
tions methodology, which we have shown in this paper to 
be inaccurate. Since the samples that populate the co-phase 
matrix are generated using the Fixed Instructions methodol- 
ogy, their accuracy cannot be assured. The Fixed Instructions 
methodology is also used to select the length of the perfor- 
mance estimations. Some differences between FAME and 
co-phase are the following: 
ular, the results presented in t h i ~ - ~ a ~ e r  have been obtained Different architectures: a current drawback of all cur- 
using SimPoint to select a single representative interval per rent methodologies, including FAME, is that any variation in 
program. Although it is stated in [5] that using a single inter- the simulated architecture requires reapplying the method- 
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ology. In the case of co-phase, after creating a phase-ID 
trace for each single program, the second and most time- 
consuming task of the methodology is the co-phase matrix 
creation. Given that this matrix is populated with IPC val- 
ues from detailed simulations of combinations of individ- 
ual phases of each thread, any change in the processor setup 
likely affect these IPC values, and thus, the matrix has to be 
recomputed. In the case of FAME, it is required to recom- 
pute the number of repetitions for each thread. However, and 
advantage of FAME is that FAME computes the number of 
repetitions for each thread in single thread mode. Hence, any 
change in the architecture that only varies the SMT behav- 
ior, and not the particular behavior of a single thread, does 
not affect FAME. For example, if we change the instruction 
fetch policy (icount, stall, etc), this variation in the architec- 
ture does not vary the IPC of a thread if it is executed alone 
in the SMT. Therefore, we can use the same number of repe- 
titions across different instruction fetch policies. 
Scalability: for each N-thread workload, co-phase builds 
a matrix of KN entries, having K as the average number 
of phases per thread in the workload under consideration. 
In addition, to populate the matrix it is required to sim- 
ulate I instructions per entry. Hence, to fill out the ma- 
trix, I x KN instructions are simulated. In [6], on aver- 
age, each of the 8 SPEC2000 benchmarks used has, on av- 
erage, 27 phases ( K  = 27) and each entry of the co-phase 
matrix is populated with the results of simulating 3.5 mil- 
lion of instructions ( I  = 3.5 x lo6). In this scenario, for 
each 2-thread workload it is required to simulate 2.55 billion 
(2.55 x lo9) instructions, and for each 4-thread workload 
1,860 billion (1.86 x lo1'). That is, the size of the co-phase 
matrix, and hence the instructions to simulate, increase ex- 
ponentially with the number of threads per workload. On 
the contrary, the cost of FAME presents a much linear na- 
ture because it is applied to separate programs and not to 
combinations of them. As we have seen in Figure 6(c), the 
number of instructions executed by FAME depends on the 
value of the MAIV. For a 2-thread workload, using traces of 
300 million of instructions, this number varies from less than 
1 billion when MAIV equals 20% to 9 billion when MAIV 
is 1%. MAIV 5% presents the best trade-off between er- 
ror and instructions, since it provides a maximum error of 
5.8% and executes less than 2 billion instructions. For 4- 
thread workloads FAME executes from 2,5 billion (MAIV 
20%) to 41 billion (MAIV 1%) of instructions. As TLP in- 
creases in future processors this scalability problem becomes 
more accentuated. For a 32-threaded architecture, like the 
Niagara TI [3], using traces of 100 million instruction and 
a MAIV of 5%, FAME executes 10 billion instruction per 
workload. For this same instruction budget the co-phase ap- 
proach can only allow 1 phase (Single Point) per program 
(3.5 x lo6 x K32 = 10 x lo9, SO K = 1.28), in which case 
co-phase degenerates in the First methodology. 
Real processor environments: opposite to FAME, the 
co-phase approach cannot be easily applied to measure the 
performance of real processors. One of the major drawbacks 
to port co-phase to a real processor scenario is the imple- 
mentation of the checkpointing mechanism needed to start 
the execution of one phase of a thread. This means that an 
operating system should provide a mechanism to restore the 
whole memory image of a process in a given point. On the 
other side, co-phase makes a fastforward of 1,5M of instruc- 
tions per thread in a phase to warm-up memory structures 
what it is impossible to perform in a real processor. Fur- 
thermore, if co-phase is modified to avoid this fastforward, it 
cannot be ensured that both threads in a phase reach, at the 
same time, the segment of code to evaluate. 
Some authors have realized that in order to get accurate 
evaluation results for multithreaded architectures it is nec- 
essary to take into account the performance variability phe- 
nomena [4][5]. In [5], in order to obtain more accurate re- 
sults, a statically generated co-phase matrix can be used to 
estimate the performance from different starting points for 
all threads in a workload [6]: estimations are repeated once 
and again, using different starting points, until the average 
result statistically converges for a given level of confidence. 
The main problem here is that if the estimation for each point 
is inaccurate it is necessary to increase the number of estima- 
tions to converge. FAME, like co-phase [5], provides a sim- 
ulation methodology to obtain fair measurements for a given 
starting points for each trace. In this sense, FAME is com- 
pletely orthogonal to the methodology of [6]. FAME can be 
used to compute the measurements for each estimation point. 
We leave the combination of FAME and [6] as future work. 
Concerning real processor evaluation, the IBM Power5 
(2 cores and 2-threads per core) was evaluated using 4- 
thread workloads containing the same application replicated 
four times [18]. Since all the threads in the workload are 
the same program, they finalize execution almost simulta- 
neously, which means that the error is negligible regardless 
the evaluation methodology used. However, using just this 
type of workload limits the variety of the analysis that can 
be done. FAME would have allowed evaluating the Power5 
processor using any arbitrary workload, since it is a more 
general methodology. 
In [22] in a heterogeneous workloads are executed 12 
times to guarantee, at least, 3 executions of each program. It 
is not explained how the number of repetitions are obtained, 
and since this number depends on both the simulator setup 
and the number and mix of threads in every workload, this 
methodology cannot be extrapolate to other environments. 
The point of FAME is that we fix a priori the number of rep- 
etitions to simulate in order to obtain a low error. 
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7 Conclusions 
To guarantee the resemblance between the real world and 
the simulation environment in multithreaded architectures is 
mandatory the use of an appropriate measuring methodology. 
The evaluation of the capabilities of a multithreaded proces- 
sor using a given workload requires taking measurements 
when all the threads in that workload are running. How- 
ever, the execution speed of every thread in a workload varies 
according to the particular thread features and the availabil- 
ity of shared resources, which makes some threads finalize 
execution before others. This fact forces researchers to de- 
fine, firstly, when the workload execution finalizes and, sec- 
ondly, when measurements are taken. However, the method- 
ologies currently used to define these features cannot ensure 
that these results are representative. Even worse, since thread 
speed also depends on the processor features, any change in 
the processor setup would vary the mix of executed instruc- 
tions from every thread, and thus two results obtained using 
two different processor setups are not comparable. 
To deal with these problems we propose FAME, a novel 
evaluation methodology aimed to fairly measure the perfor- 
mance of multithreaded processors. FAME is mainly based 
on representative trace reexecution since, when a trace is re- 
executed enough times, its average IPC value converges to 
a representative result. Therefore, once all benchmarks in a 
workload are executed a required number of times, it is pos- 
sible to stop workload simulation at any arbitrary point, since 
representativity is ensured. 
As a case study, we apply FAME to a well-known SMT 
simulation tool and a real SMT processor. In both cases, we 
have shown that FAME achieves better accuracy than previ- 
ously proposed methodologies. In addition, any metric can 
use the measurements obtained with FAME, since a method- 
ology just dictates how to take measurements and not how to 
use them. Even more, since the main difference among mul- 
tithreaded designs is the amount of shared resources, all of 
them present the same evaluation problems, making FAME 
directly applicable to SMT processors, CMP processors, and 
even CMPISMT processors in both simulation and real pro- 
cessor scenarios. 
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